Analysis and Design of Networks-on-Chip Under High Process Variation

高过程变化下的片上网络分析与设计

光电子学与激光技术

原   价:
1105
售   价:
884.00
优惠
平台大促 低至8折优惠
出版时间
2015年12月15日
装      帧
精装
ISBN
9783319257648
复制
页      码
141
语      种
英语
综合评分
暂无评分
我 要 买
- +
库存 50 本
  • 图书详情
  • 目次
  • 买家须知
  • 书评(0)
  • 权威书评(0)
图书简介
This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.
本书暂无推荐
本书暂无推荐
看了又看
  • 上一个
  • 下一个