Adiabatic logic is a potential successor for static CMOS circuit design when it comes to ultra-low-power energy consumption. Future development like the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by adiabatic logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the technology trends on the figures of merit of adiabatic logic, energy saving potential and optimum operating frequency, are investigated, as well as degradation related issues. Adiabatic logic benefits from future devices, is not susceptible to Hot Carrier Injection, and shows less impact of Bias Temperature Instability than static CMOS circuits. Major interest also lies on the efficient generation of the applied power-clock signal. This oscillating power supply can be used to save energy in short idle times by disconnecting circuits. An efficient way to generate the power-clock is by means of the synchronous 2N2P LC oscillator, which is also robust with respect to pattern-induced capacitive variations. An easy to implement but powerful power-clock gating supplement is proposed by gating the synchronization signals. Diverse implementations to shut down the system are presented and rated for their applicability and other aspects like energy reduction capability and data retention. Advantageous usage of adiabatic logic requires compact and efficient arithmetic structures. A broad variety of adder structures and a Coordinate Rotation Digital Computer are compared and rated according to energy consumption and area usage, and the resulting energy saving potential against static CMOS proves the ultra-low-power capability of adiabatic logic. In the end, a new circuit topology has to compete with static CMOS also in productivity. On a 130nm test chip, a large scale test vehicle containing an FIR filter was implemented in adiabatic logic, utilizing a standard, library-based design flow, fabricated, measured and compared to simulations of a static CMOS counterpart, with measured saving factors compliant to the values gained by simulation. This leads to the conclusion that adiabatic logic is ready for productive design due to compatibility not only to CMOS technology, but also to electronic design automation (EDA) tools developed for static CMOS system design.

• 关于产品：
• ● 正版保障：本网站隶属于中国国际图书贸易集团公司，确保所有图书都是100%正版。
• ● 环保纸张：进口图书大多使用的都是环保轻型张，颜色偏黄，重量比较轻。
• ● 毛边版：即书翻页的地方，故意做成了参差不齐的样子，一般为精装版，更具收藏价值。
• 
  关于退换货：
• 由于预订产品的特殊性，采购订单正式发订后，买方不得无故取消全部或部分产品的订购。
• 由于进口图书的特殊性，发生以下情况的，请直接拒收货物，由快递返回：
• ● 外包装破损/发错货/少发货/图书外观破损/图书配件不全（例如：光盘等）
  并请在工作日通过电话400-008-1110联系我们。
• 签收后，如发生以下情况，请在签收后的5个工作日内联系客服办理退换货：
• ● 缺页/错页/错印/脱线
• 
  关于发货时间：
• 一般情况下：
• ●【现货】 下单后48小时内由北京（库房）发出快递。
• ●【预订】【预售】下单后国外发货，到货时间预计5-8周左右，店铺默认中通快递，如需顺丰快递邮费到付。
• ● 需要开具发票的客户，发货时间可能在上述基础上再延后1-2个工作日（紧急发票需求，请联系010-68433105/3213）；
• ● 如遇其他特殊原因，对发货时间有影响的，我们会第一时间在网站公告，敬请留意。
• 
  关于到货时间：
• 由于进口图书入境入库后，都是委托第三方快递发货，所以我们只能保证在规定时间内发出，但无法为您保证确切的到货时间。
• ● 主要城市一般2-4天
• ● 偏远地区一般4-7天
• 
  关于接听咨询电话的时间：
• 010-68433105/3213正常接听咨询电话的时间为：周一至周五上午8：30～下午5：00，周六、日及法定节假日休息，将无法接听来电，敬请谅解。
• 其它时间您也可以通过邮件联系我们：customer@readgo.cn,工作日会优先处理。
• 
  关于快递：
• ● 已付款订单：主要由中通、宅急送负责派送，订单进度查询请拨打010-68433105/3213。